

<b>Notice of References Cited</b>	Application/Control No. 10/526,421		Applicant(s)/Patent Under Reexamination LEIJTEN, JEROEN ANTON JO	
	Examiner Corey S. Faherty		Art Unit 2183	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,115,506	05-1992	Cohen et al.	710/267
*	B	US-3,781,810	12-1973	Downing, Randall William	712/228
*	C	US-5,448,705	09-1995	Nguyen et al.	712/244
*	D	US-5,958,041	09-1999	Petolino et al.	712/214
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Patterson and Hennessy; Computer Organization and Design: The Hardware/Software Interface; 1998; Morgan Kaufmann Publishers, Inc.; Second Edition; pages 134-135
	V	Lang, Musoll & Cortadella; Individual Flip-Flops with Gated Clocks for Low Power Datapaths; 1997; IEEE; IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 44, No. 6, June 1997
	W	Shen & Lipasti; Modern Processor Design: Fundamentals of Superscalar Processors; 07/22/2002; McGraw-Hill Science/Engineering/Math; Beta Editions; pages 175,177
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.